

FIGURE~4(Prior Art)




FIGURE 5




FIGURE 6




FIGURE 7







FIGURE 8



	time> 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18																	
	1	2					7	8	9	10	11	12	13	14	15	16	17	18
Read Level 1 RAM	Α						В					_			_			<u> —</u>
Write Level 1 RAM						Α						В						
Level A Comparisons				Α	Α					В	В							
Read Level 2 RAM			Α						В					_		<u> </u>		\vdash
Write Level 2 RAM								Α				_		В				-
Level B Comparisons				l		Α	Α			_	_	В	В	_			<u> </u>	<u> </u>
Read Level 3 RAM					Α		<u></u>				В		<u> </u>	<u> </u>		<u> </u>	_	├-
Write Level 3 RAM										Α	_	_	<u> </u>		<u> </u>	В	_	↓ —
Level C Comparisons				<u> </u>				Α	Α		_	_	1	В	В	<u> </u>	<u> </u>	
Read Level 4 RAM							Α			<u> </u>	<u> </u>	<u> </u>	В		ļ	<u> </u>	<u> </u>	 -
Write Level 4 RAM										Α		<u></u>				В	<u> </u>	<u>L</u>

FIG. 10








FIGURE 13





FIG. 14



<u>150</u>

FIG. 15





FIG. 16



<u>170</u>


FIG. 17

of

Timestamp)

185

186



Identifier

187

Traffic Shapping

FIG. 18D




FIG. 19





FIG. 20



Events D, E, and F must be dispatched in order. However, Events D, C, and A are dispatched in an order determined by the Scheduling and Arbitration block.

FIGURE. 21